Abstract-In this paper, we describe a compact low-power high-performance hardware implementation of extreme learning machine for machine learning applications. Mismatches in current mirrors are used to perform the vector-matrix multiplication that forms the first stage of this classifier and is the most computationally intensive. Both regression and classification (on UCI data sets) are demonstrated and a design space tradeoff between speed, power, and accuracy is explored. Our results indicate that for a wide set of problems, σ V T in the range of 15-25 mV gives optimal results. An input weight matrix rotation method to extend the input dimension and hidden layer size beyond the physical limits imposed by the chip is also described. This allows us to overcome a major limit imposed on most hardware machine learners. The chip is implemented in a 0.35-μm CMOS process and occupies a die area of around 5 mm × 5 mm. Operating from a 1 V power supply, it achieves an energy efficiency of 0.47 pJ/MAC at a classification rate of 31.6 kHz.
I. INTRODUCTION

I
N GENERAL, it is difficult to achieve high accuracy in pure analog signal processing modules due to several reasons, a major one being device mismatch [1] . The effect of mismatch on traditional circuits like differential amplifiers and current mirrors is well documented [2] . It has also been shown that for MOS-based circuits, the extra power dissipation needed to overcome effects of mismatch can be an order of magnitude higher than the limit imposed by thermal noise [1] . With transistor dimensions reducing over the years, variance in properties of transistors, notably the threshold voltage, has kept on increasing making it difficult to rely on conventional simulations ignoring statistical variations. The problem is particularly exacerbated for neuromorphic designs [3] , where transistors are typically biased in the subthreshold region [4] - [6] of operation (to glean maximal efficiencies in energy per operation) since device currents are exponentially related to threshold voltages, thus amplifying its variations as well. For example, it is shown in [7] that an array of 5-b digital-to-analog convertors (DACs) in a 0.35-μm CMOS process used as tunable weights provide only an effective number of bits (NOB) of 1.1 due to mismatch. In general, there has been an approach to compensate for mismatch either by storing calibration coefficients OFF chip in the form of connection probabilities [3] or through floating gates [8] . Digital calibration can be used to compensate for these effects ON chip [7] as well. However, they lead to huge area overheads due to the requirement of extra transistors for calibration and storage of digital bits [9] . Sometimes, it is claimed that learning can compensate for mismatch and has been demonstrated in specific cases [10] , [11] , but the claim needs to be further quantified using standard data sets since mismatch will exist in the learning circuits as well. The ELM algorithm is popular in the machine learning community due to its fast training speed and has been shown to produce a similar or better performance compared to support vector machine [12] . A closely related method (termed neural engineering framework) has also been used to generate largescale models of cognitive systems [13] . ELM-based methods have been used classify spike-time-based patterns recently [14] and online learning algorithms for ELM have been proposed [15] . Clearly, there is a need to develop hardware implementations of the same. In this paper, we present a circuit that utilizes mismatch to do effective computation in the first layer of a two-layer spiking neural network implementation of ELM. This approach can be used in other algorithms like liquid state machine or echo state network (sometimes referred to as reservoir computing), since they require random projections of the input as well. We have earlier proposed the idea of using spiking neurons for implementing ELM [16] and described the advantages of such an architecture over standard digital implementations [17] . It should be noted that this method only exploits spiking neurons for ease of hardware implementation and does not use any spike-based learning rules to perform the learning of the second stage. The major hardware benefits are the use of low-power analog circuits for the reservoir and simple digital circuits for the second stage. We demonstrated the first VLSI implementation of this principle in [18] where it was used for decoding motor intentions for implantable brain-machine interfaces. In this paper, we present a different chip utilizing the same core circuit as in [18] , but operating on 10-b digital inputs instead of spikes. Instead of a specific application, this paper presents an entire design space tradeoff between speed, power, and accuracy. Finally, we present a method and associated circuits to virtually expand the input and output dimensions of the chip beyond the physically implemented 128 channels. We show the results of applying inputs from standard machine learning databases such as those in [19] .
In the next section, we present details of the ELM algorithm and training methods. Section III describes the VLSI architecture of the chip and details of the subcircuits. The tradeoffs between noise, speed, and energy dissipation of this architecture are presented in Section IV. An important limitation of hardware machine learners is limited input and output dimensions. In Section V, we present a method to virtually expand the dimensions beyond the physical number of channels on the chip. The measurement results are presented in Section VI, and finally, we conclude in Section VII.
II. ELM THEORY
In this section, we will present a brief description of the ELM algorithm and refer the reader to [12] and [20] for details. As illustrated in Fig. 1 , the ELM algorithm is applicable to a two-layer neural feedforward network with L hidden neurons having an activation function g : R → R. Without loss of generality, we consider a scalar output in this case though the method can be easily extended to multiple outputs by considering each output one by one [21] . The output of the network o is given by
where β denotes the output weights and z i and H i are the input and output of the i th hidden layer neuron. w i denotes the input weight and b i is the bias for the i th neuron. In general, a sigmoidal form of g() is assumed though other functions have also been used. Compared with the traditional back propagation learning rule that modifies all the weights, the ELM allows w i and b i to be random numbers drawn from any continuous distribution, while only the output weights β i need to be tuned based on the training data T . For N samples (x k , t k ), the hidden layer output matrix H is defined as
The desired output weights β are then the solution of the following optimization problem:
where
The ELM algorithm proves that the optimal solution β is given by β = H † T, where H † denotes the Moore-Penrose generalized inverse of a matrix [12] . The huge benefit of this method is that it removes the need for iterative tuning and gives a simple formula to calculate the weights. The orthogonal projection method can be efficiently used to find H † as (H T H) −1 H T if H T H is nonsingular or as H T (HH T ) −1 if HH T is nonsingular. Further, using concepts from ridge regression theory [22] , a small constant I /C is often added to the diagonal of H T H or HH T of the Moore-Penrose generalized inverse H-the resultant resolution is more stable and tends to have better generalization performance. The value of C is typically optimized as a hyperparameter using cross-validation techniques.
III. SYSTEM ARCHITECTURE The architecture of the proposed mixed-signal classifier that exploits analog computing for the d × L random weights of the input layer is shown in Fig. 2(a) . The corresponding timing diagram is shown in Fig. 2(b) . The input data (Data_in) will be fed to the particular channel in the system serially through a 1-128 demultiplexer according to the corresponding address A 6 : 0 through a serial peripheral interface (SPI). The NOB of Data_in for each channel is b in = 10. Input data will be stored in shift registers first for the configuration of the current-mode DAC in the input generation circuit (IGC). The function of IGC is to generate an analog dc current according to the input data, which will be copied to every column using a current mirror. Multiplied by the random weights generated in the current mirror array, the current in one column will be summed according to Kirchoff's current law and will flow into a hidden layer neuron. This current is denoted by I z i for the i th neuron in Fig. 2(a) and is analogous to the variable z i in Fig. 1 . Spiking oscillations with different frequencies will be generated by the neuron according to their own input currents, which are counted by an asynchronous counter forming a row of the matrix H. Through a column scanner, these hidden layer outputs can be transferred to the FPGA first for obtaining the output weight β during training and later for the second stage computation of ELM during regular operation. Other timing and control signals will also be provided by the FPGA as shown in Fig. 2(b) . Next, we describe the operation of each block.
A. Input Generation Circuit
Fig . 3 shows the schematic of the input generation circuit for each dimension of the input. The reference block provides a fixed master biasing current I ref that acts as the reference current of the current DAC as well as the biasing for the active current mirror. The input data Data_in are applied to configure a b in = 10-b MOS-based current-splitting DAC to generate a corresponding analog current [23] . The output I DAC is multiplied with the input weights by current mirroring operation as described later. A capacitor C = 0.4pF is also added at the gate of the current mirror array for each row to improve noise performance and achieve the desired resolution of 8 b in the multiplication-this will be discussed in the later section. In the conventional current mirror, bandwidth (BW) is in proportion to the input current. If Data_in is too small, input currents are also small and hence the settling time of the current mirror (defined as time taken to settle to within 5% of the final value) might be too large. To solve this problem, an active current mirror is added to complement the conventional mirror. Switch S1 is closed to turn ON the active current mirror if all of the four MSBs are zero. This ensures that the capacitor C is charged by the large bias current and not the small input currents. When all the bits of Data_in are 0, switch S2 is closed to pull V bias to ground and shut OFF the current mirrors in that row. The logical signals to control S1 and S2 are given by
where D i are the bits of Data_in. Fig. 4 (a) details the circuit of the hidden layer neuron block. It is a current-controlled oscillator structure followed by an asynchronous counter. This is one of the simplest neuron circuits described in [24] . This circuit has the issue of large short-circuit current dissipation in the inverters. However, in our case, we can avoid this problem by operating at very low power supply voltages (≈ V T N +V T P ) making the short-circuit current negligible. The neuron is enabled when the control signal NEU_EN is high. The oscillation waveform at the nodes V mem and V out are illustrated in Fig. 4(b) . V mem is charged down by the input current I z − I lk till it reaches the threshold voltage of the inverters. At that point, both the inverters trip making the output switch to ground. Since the voltage change at the node of V out is VDD, the voltage change of V mem due to the feedback capacitor is given by
B. Neuron
Also, the reset transistor turns ON charging V mem up by the current I rst + I lk − I z . The inverters trip again once V mem reaches the threshold and this process continues as long as NEU_EN is high. Both the capacitors C a and C b can be digitally reconfigured as shown in Fig. 4(a) . The values of the capacitors are C a1 = 100fF, C a2 = 200fF, C b1 = 50fF, and C b2 = 100fF. We can derive an equation for the oscillation period T sp . It is composed of two parts: the time T 1 for the input current I z to discharge the capacitor of node V mem and the time T 2 to reset the capacitor. Hence, T sp is given by
Assuming I lk ≈ 0, the relationship between the neuron spiking frequency and the input current I z can be easily obtained as
This quadratic relationship of (8) 
where K neu = 1/C b VDD denotes a conversion gain from current to frequency. When I z = I rst /2, f sp will reach its maximum value f max . After this point, the spiking frequency will keep falling down till it reaches zero for I z = I rst . Since the inflection point of the curve is reached at I z = I rst /2, we refer to this current value as I flx . The chip has digital control bits making the capacitors configurable. As shown in Fig. 4(a) , an asynchronous counter counts the total number of spikes from the neuron during a fixed period of time T neu (time duration for which NEU_EN is high) and generates the output H . A hard nonlinearity in the form of saturation can be implemented by stopping the counter whenever its count reaches a predefined limit 2 b . b in this case is the valid MSB of the counter output that is also configurable from 6 to 14.
If only the linear region of the neuron spiking waveform is adopted (this is also the most energy efficient part as shown later), the final transfer function of the hidden layer neuron can be represented by
This saturating nonlinearity is shown in Fig. 5 (b). This nonlinearity was preferred due to its ease of implementation and digital control. From Fig. 5 (b), we can also note the current at which the H saturates is denoted by I z sat . This value depends on both T neu and b. In addition, [0 I z max ] is used to denote the range of input currents to the neuron. Fig. 6 (a) plots SPICE simulation of the neuron spiking frequency with the variation of input current I z on a logarithmic scale and compares it with theoretical predictions based on 8. For this simulation, C a and C b were set to be 300 and 50fF, respectively, while VDD was kept at 1V. As expected, the spike frequency linearly increases for small values of I z , reaches a maximum eventually, and then starts reducing for further increase in I z . Results from a similar simulation but for three different values of VDD (0.8, 1, and 1.2 V) are shown in Fig. 6 (b). Since f sp is inversely proportional to VDD, f sp is higher for small I z with a smaller VDD. However, when VDD is lower, I rst is smaller, and hence f sp attains the peak value at smaller value of I z , i.e., I flx reduces when VDD is reduced. On the other hand, for higher VDD, f sp saturates at a larger value f max and it is attained for a larger value of I flx .
C. Current Mirror Array
The digital inputs Data_in are mapped onto a vector of input current I in , which are copied to every neuron using a current mirror. These inputs can also be obtained from a sensor such as a photo diode. The capacitor C = 0.4pF is kept to maintain a minimum signal-to-noise ratio (SNR) [25] at the expense of BW. For low-power operation, we operate the current mirrors in the subthreshold regime. Minimum-sized transistors are employed in these current mirrors to exploit VLSI mismatch, which is necessary for the generation of random input weights w i and bias b i of ELM. For example, the contribution of input i in,i to the total input current of neuron j is given by i in,i w 0 e V T ,i j /U T , where U T is the thermal voltage and w 0 is the nominal current mirror gain, while V T ,i j denotes the mismatch of the threshold voltage for the transistor copying the i th input current to the j th neuron. This last term is a random variable with a Gaussian distribution and hence the weights w in (1) get mapped onto random variables with a log-normal distribution in our implementation. Since in our implementation w 0 = 1, we can write
Do note that the ELM algorithm requires only random numbers from any continuous distribution [21] . Here, we choose log-normal distribution due to the intrinsic physics of subthreshold MOSFETs. If biased in the above-threshold regime, the distribution of random numbers would be closer to Gaussian.
D. Parameter Choice
To determine the performance of the network, we chose two representative tasks of regression (d = 1) and classification (d = 14). For the regression task, the network was given a set of noisy samples and had to approximate the underlying function. For classification, six different data sets with widely varying dimensions and training set sizes were chosen from the UCI machine learning repository [19] . Here, we show results for only the Brightdata case as a representative, but the conclusions drawn are valid across the other data sets.
It is a two class problem that includes 1000 training data and 1462 testing data. The reasons for choosing these tasks were that the performance of the software implementation for these tasks are reported in publications as a typical benchmark [12] .
For the following simulations done in MATLAB, we considered the mismatch in current mirror weights as the dominant factor. It was assumed to be log-normally distributed with a standard deviation of V T and σ V T ranging from 5 to 45 mV (as a reference, σ V T in our fabricated chip is ≈ 16 mV). Equation (11) was used to simulate the neuronal characteristic and the other parameters were kept at fixed nominal values of K neu = 26 kHz/nA and T neu = 56μs. In real applications, variations exist for other parameters in the neuron transfer function as well. However, the simulation results show that mismatch in these do not affect the qualitative nature of the results we present here.
1) Input Mapping:
For efficient use of the hardware, we need to determine how to map the compact set X = [−1 1] onto input currents. First, it can only be mapped onto a set in R + since we have unidirectional current mirrors. Assume the maximum input current for one dimension is I max , i.e., the set is [0 I max ]. Therefore, the maximum current going to the neuron is sat , the outputs of most neurons will be saturated to 2 b and will not encode the variations of the input. Both these cases will require a large number of hidden layer neurons so that by chance a large enough pool of neurons are obtained, which encode the changes in input. Hence, there should be a range for the ratio between I z max and I z sat such that we can achieve a good performance with a small number of hidden layer neurons.
To find this desired range, we first fix a value of I z sat /I z max and evaluate the performance of the network on both tasks with a different number L of hidden layer neurons. The regression error initially reduces with larger L but saturates after L increases beyond a critical value L min . To quantify the dependence of performance on the ratio of I z sat /I z max , we now plot in Fig. 7(a) the dependence of L min on the ratio of I z sat /I z max , with lower values of L min being preferable. We have chosen the error of 0.08 as the saturation level in this case. From Fig. 7 , the ratio of I z sat /I z max ≈ 0.75 is the best tradeoff point between the number of hidden neurons and input dynamic range for all values of σ V T . For small values of σ V T , the performance degrades rapidly on both sides of the optimal value. However, as σ V T increases, the performance degradation is much less implying that the choice of I z max is less critical in highly scaled VLSI.
However, it can also be noted that the performance is best (least L min ) for σ V T in the range 15-25 mV. This has been found to be true for a wide range of classification problems as well. Hence, for deeply scaled CMOS processes with larger σ V T , minimum-sized transistors cannot be used. In those cases, the transistor size has to be increased (following Pelgrom's model [1] ) to reduce σ V T within the desired range. However, the required area will still reduce compared with an older process with larger transistors since the coefficient A V T is reduced as transistor scaling continues [1] .
2) Resolution of Output Weight: As mentioned earlier, the digital circuits will use precalculated output weights β from a memory and accumulate it based on neuronal spiking patterns. In order to implement this, we need to know how many bits are needed to represent β. Less NOB will degrade the performance of the classifier, while more will waste hardware resources and power. We use the classification example here with L = 128. Fig. 7(b) shows the change of error with the increasing NOB indicating that a 10-b resolution is enough for good accuracy.
3) Counter Resolution: Besides the resolution of β, we also analyzed the dependence of performance on the output counter resolution b in (11). Since we estimate the spiking frequency using a counter to count the number of spikes in a fixed time window T neu , a small value of b will introduce large quantization errors in the estimate of frequency. This implies that the neurons have to produce more spikes in the counting window, which would, on the other hand, induce more power dissipation. To find a good tradeoff for b, we fixed I z sat /I z max ≈ 0.75, L = 128, and the resolution of β to 10 b. Fig. 7(c) shows the simulation result for the classification error with b increasing from 1 to 10. b ≈ 6 is found to be sufficient for classification.
IV. NOISE, SPEED, AND ENERGY DISSIPATION
A. Noise
Noise is an important specification to be considered in circuit design. In this section, we present the operational limits set on this architecture due to noise-based constraints. Since the transistors are operating in the subthreshold region, the contribution of 1/ f noise is negligible compared with that of the thermal noise [25] . For the current mirror circuit, as shown in Fig. 8 , we can easily get the input referred thermal noise spectral density as where g m1 and g m2 are the transconductances of input and output transistors, respectively, and i 2 n1 and i 2 n2 are the corresponding transistor channel noises. Since the transistors are working in the subthreshold region, the transconductance is in proportion to its drain current. Applying the noise model of drain current of subthreshold transistors to be i 2 = 2q I f [26] , where q denotes the electronics charge, we can rewrite the above equation as
For this single-pole system, the noise equivalent BW f = κ I 1 /4CU T , where κ denotes the inverse of the subthreshold slope [26] . Assuming I 2 /I 1 = w 0 and substituting the BW of the above equation, we get
Finally, the SNR can be expressed in the following equation:
Thus, from (16), we can see that the SNR can be controlled by changing C. This reflects a direct tradeoff with BW that is inversely proportional to C. If an 8-b SNR is needed in the system and w 0 = 1, it is sufficient to add C = 0.4pF capacitance in the current mirror for each input channel. Note that only one such capacitor is needed for every row. 
B. Speed
The conversion time for one classification operation T c comprises two parts: T cm and T neu , where T neu is the neuron operation time and T cm is the current mirror settling time. If one of them is much larger than the other, we can approximate T c ≈ max(T cm , T neu ). We consider T cm to be four times of the inverse of the BW, i.e., T cm = 4/BW = 4CU T /κ I in , where κ = 0.7, U T = 0.025V at room temperature, and C = 0.4pF, as derived earlier. If the average input current is I max /2, the average current mirror settling time is
As discussed earlier in Section III-A, an active current mirror is utilized to boost the BW for small current values. SPICE simulation result for this effect shown in Fig. 9 (a) demonstrates a BW increase by around 5.84×. We can find the range of T cm by considering the maximum and minimum input currents
where b in = 10 is the NOB of Data_in and the factor of 5.84 is due to the active current mirror. Fig. 9(b) shows the decrease in T cm with increasing I max for the conventional and active current mirror cases.
To find the value of T neu , we can see from 
where we use I (17) and (19) to get
where I z sat /I z max = 0.75 is used. The straight line contours defined by (20) are plotted in Fig. 9(c) for three different K neu values corresponding to VDD = 0.8, 1, and 1.2 V. For parameter choices on these contour lines, T c = T cm + T neu = 2T cm = 2T neu . If the relation between 2 b and d sets the operation regime above any of the contour lines, T neu > T cm , while the opposite condition is true if the operation regime is below the contour lines. It can be seen that for b ≈ 8-10 b and a nominal value of VDD = 1 V, T neu dominates T cm for the maximum dimension of 128 supported by our chip.
C. Energy
The total power dissipated by the system (P t ) can be split into two parts: 1) the power from the analog (P avdd ) supply and 2) the power from the digital (P vdd ) supply. The first term (P avdd ) is mainly dissipated by the voltage reference circuitry, biasing block, and the IGCs. Ideally, this should be a function of input dimension. However, in the current design, only unused active mirrors are turned OFF, while the current DAC is always ON-this will be rectified in future designs. The second term (P vdd ) comprises the power dissipated by the neuron, asynchronous counter, and other digital blocks including decoder and scanner. Of these terms, the power dissipated by the neuron includes the synaptic currents as the input and the counter at output and varies with different parameters such as biasing current. It is the major energy consumer in the chip when the number of hidden neurons L is large. Hence, it is important to understand its dependence on different parameters. Thus, we can write P vdd as (21) where E sp is the energy dissipation per spike for the neuron. E sp can be modeled as
where I sc is the short-circuit current in the inverter that depends on the value of VDD and is negligible for small values of VDD. Here, the first term denotes the switching power dissipated in the neuron circuit, the second term denotes the short-circuit power loss in the inverters, and the third term denotes the short-circuit power dissipated on the node V mem in Fig. 4(a) . If I z I rst and I lk ≈ 0, (21) and (22) can be combined to give
From simulation, when VDD is 1V, α 1 ≈ 0.2 pF and α 2 I sc ≈ 0.03μA.
Using (22), we will now proceed to estimate average energy per conversion operation (E c ) for one neuron where an input current I z ∈ [0 I z max ] is converted to a digital count. Assuming that I z is distributed uniformly in the range of 0 to I z max , i.e., P(I z ) = 1/I z max , E c can be estimated as
where H (I z ) is the number of spikes generated in T neu as defined in (11) . Note that here we write E sp (I z ) and H (I z ) to make the dependence of (11) and (22) on I z explicit. Using the expression for T neu in (19) , (24) can be simplified further to get
From (25), we can see that E c depends on I z max . The choice of I z max is guided by the design constraints. Typically, we have to either meet a minimum specified speed of operation or minimize energy of operation without any constraint on speed. To better explain the tradeoffs, we can plot E c while varying I z max with b = 10, as illustrated in Fig. 10(a) for three values of VDD. Fig. 10(a) is replotted in Fig. 10(b) but with the corresponding value of T neu instead of I z . First, note that the plots for smaller VDD span a smaller range of current since I rst is correspondingly smaller (similar to Fig. 6 ). For each VDD, the lowest conversion energy is attained when I z max is close to I flx = I rst /2. Intuitively, this happens because f sp is higher, which leads to lower T neu and correspondingly lower energy. Thus, it is beneficial to operate for a short time at a higher spiking frequency than over a longer time with a small frequency. The optimum current I z is less than I flx since at I z = I flx , the short-circuit power dissipation [third term in (22) ] increases significantly. From Fig. 10 , we can see that lowest energy per conversion is attainable for the lowest VDD as expected since the short-circuit current drastically reduces at lower VDD. However, from Fig. 10(b) , we can see that the tradeoff for keeping a low VDD is large conversion time. Hence, if conversion time is a critical specification, we have to choose the minimum VDD that meets this specification. As can be seen from Fig. 10(b) , higher VDD allows for lower T neu .
V. INPUT DIMENSION AND HIDDEN LAYER EXTENSION TECHNIQUE
For some applications, the dimension of the input data is quite large (over several thousands), while other applications may require a large number of hidden layer neurons (also over several thousands) to achieve the best performance. This poses a big challenge to neuromorphic analog hardware implementations and have restricted the use of analog classifiers since the dimensions of the chip are fixed once fabricated. For example, suppose the input dimension for an application is d and it requires L hidden layer neurons. Conventionally, at least d × L random weights are needed for the random projection operation in the first layer of ELM to get the hidden layer matrix H. However, if the maximum input dimension for the hardware is only k (k < d) and the number of implemented 1, 2, . . . , k and j = 1, 2, . . . , N) . For more efficient use of the hardware, here we propose a method to reuse the input weights and hidden layer neurons to effectively expand both the input dimension and the number of hidden layer neurons beyond the number physically fabricated ON chip. Intuitively, each neuron requires d random weights and there are a total of k × N such random weights on the chip. Hence, as long as d < k × N, we can reuse these random weights to satisfy the requirement. Similarly, each input dimension requires L random numbers for the projection-it can be attained by reusing weights as long as L < k × N. A simple example of such an increased dimension of weight matrix is shown in Fig. 11 for k = 2 and N = 3. This case shows the maximum dimensional increase possible to get a matrix of size (k × N) × (k × N). Next, we elaborate the method used to do this assuming d, L < k × N.
To expand the number of hidden layer neurons, we propose to do it in L/N steps, where the number of projections is increased N in every step. For the second set of N neurons, we need to shift the random matrix W comprising w i j (i = 1, 2, . . . , d and j = 1, 2, . . . , N) to W 1,0 comprising w i j (i = 2, 3, . . . , d, 1 and j = 1, 2, . . . , N) . Here, the subscript (1, 0) is used to denote a single circular rotation of the rows of the matrix W. This notation implies W = W 0,0 = W k,0 . Using this notation, we can continue to get more random projections of the input (and thus expand the number of hidden neurons) by generating W 1,0 to W L/N −1,0 . Fig. 12(a) shows a simple circuit that can be added to the input side of the chip to achieve this function. The corresponding timing diagram of control signals are shown in Fig. 12(b) . Once the input data are loaded and the first set of hidden layer outputs are obtained (during the NEU_EN signal), the Rotation_Control signal is turned high to configure the input registers as a circular shift register. This is followed by another NEU_EN signal to obtain the second set of N random projections and this process continues till L random projections are obtained.
A similar method can be applied to expand the input dimension from k to d. In this case, we take the first k dimensions x 1 , x 2 . . . x k of a particular input sample x ∈ d and send it to the chip to get the multiplication for the first k dimensions with the random matrix W. This generates L hidden neuron outputs, which can be expanded to a larger number using the technique described in the last paragraph. For the next k dimensions of x, we shift the random matrix W 1, 2, . . . , k and j = 2, 3, . . . , N, 1 ). This implies a circular shift along the columns of W. The hidden layer outputs obtained in this step are added to the ones obtained in the earlier step. This method can be continued for d/k − 1 steps while accumulating the resulting hidden layer outputs every time to get the final output for the d-D input x. Fig. 13(a) shows a simple circuit that can be added to the previously described chip architecture at the output to implement the input dimension expansion technique. Fig. 13(b) depicts the corresponding timing diagram. The circuit in Fig. 13(a) shows a register bank after the neuron output counters that can accept inputs from these counters or from other registers in this layer to effect the circular rotation of columns of W. There is a second register bank after this, which accumulates the counter outputs over multiple cycles. After the conversion of first k dimensions of x during the first NEU_EN signal, clock pulses on CLK_r and CLK_a are used to shift this output to the accumulator. From the next cycle, the Rotation_Control signal is enabled and pulses on CLK_r are used to rotate the columns of the hidden layer. Another pulse on CLK_a is used to accumulate this value in the second register bank.
VI. MEASUREMENT RESULTS
A. Characterization
To validate the function of the proposed design, we have implemented the system in a 0.35-μm CMOS process. The ELM chip occupies a die area of 5 mm × 5 mm, as shown in Fig. 14 . Some important characteristics are given in Table I . The current area of the chip is dominated by the current mirror array since the layout is not optimized. Each cell in the current mirror array is pitch matched to the neuron in one direction and the IGC along another making it mostly empty. The area of the current mirror array can be reduced tremendously by following the proposal in [29] limiting the size to the pitch of the IGC. In the next version, we will reduce the pitch of the IGC by moving to a scaled process like 65 nm. The mixed-signal chip implements the computationally intensive first stage, while the second stage is currently implemented OFF chip on an FPGA. In the future, the second stage will also be integrated on the same die. Again, moving to a scaled process like 65 nm enables a small layout for this digital part. The larger statistical variation in a scaled process does not hurt the performance of the analog part, as shown in Fig. 7 . The extra gate leakage in the current mirrors can be handled by either using thick oxide I/O devices or using active mirrors. Next, we present some characterization results to show the functionality of the chip. In all the experiments, both analog and digital power supplies are shorted together and are denoted by VDD. Unless stated otherwise, the default value of VDD = 1 V is used in most experiments.
First, we can get the transfer function of the 128 neurons by sweeping the digital input Data_in on any one channel from Fig. 15(a) . It can be seen that there is significant variation between the transfer curves of the neurons. Next, to characterize the random variation of the input weight matrix, we send a fixed value of Data_in to each of the input channels one by one and measure the counter outputs H . For every input channel, we get L = 128 counter values indicative of the mismatch in that row. In total, there are 128 × 128 such values of H for all the input channels. These results are shown as a 3-D plot in Fig. 15(b) , where H is plotted on the z-axis. These same values are normalized by the median count value to get the effective weight distribution. This distribution of 128 × 128 values is plotted as a histogram in Fig. 15 (c) displaying a log-normal distribution. This is to be expected since V Tn has a normal distribution, as explained in Section III-C. Further, by fitting a Gaussian distribution to the logarithm of the weight values, we obtain σ V Tn ≈ 16 mV in this process. Note that the mismatch obtained here also takes into account mismatch in the neuronal tuning curves since the count values are obtained at the output of the neuron. Further, this characterization is consistent across a set of nine chips with the minimum and maximum values of σ V Tn being 15.36 and 16.26 mV, respectively.
B. Speed and Power
During measurement, we found the chip to be functional for VDD down to 0.7 V. Thus, we can apply the results of the design space exploration in Section IV to optimize the system for the best speed and power efficiency. During measurement, a picoammeter (Keithley 6485) is utilized to measure the average current from the power supply to estimate the power dissipation. For all the experiments, speed and power are measured for Data_in = 1000 and d = 128 with L = 100 neurons activated. Conversion times T neu are estimated for 2 b = 128. At VDD = 0.7 V, the power dissipation is 17.85μW at a maximum conversion speed of 4.5 kHz. As can be expected from Fig. 10 , there is not much variation in energy per classification when I z max is reduced. However, this difference is more obvious at a higher VDD of 1 V. In this case, the fastest classification rate for this system is 146.25 kHz corresponding to T neu = 68.5μs when I z ≈ I flx . However, the power dissipation at this speed is quite high-2.2 mW. Hence, for a better energy efficiency, we optimize the classification rate to be around 31.6 kHz by reducing I z max to reduce the short-circuit power dissipation on V mem (as described in Section IV-C). The measured power dissipation now becomes 188.8 μW as shown in Table III . We choose this operating point as a good tradeoff between speed and power efficiency. From this, we can approximate the coefficients α 1 ≈ 0.3 pF and α 2 I sc ≈ 0.076μA, which are close to the simulation values reported in Section IV-C. In addition, the analog power P avdd ≈ 3.4 μ W. Considering the 128 × 100 multiplication-and-accumulation operation for the first layer, we can calculate the energy efficiency for this case as 0.47 pJ/MAC. The corresponding throughput for the classification rate of 31.6 kHz is 404.5 MMAC/s. Note that the current test chip does not have the digital multiplier for the second stage. Hence, to estimate the total system power, we have simulated a 14-b × 10-b array multiplier in the same 0.35-μm process (assuming b = 14 and resolution of β = 10). For a digital VDD = 1.5V, the energy per multiply is estimated to be 7.1pJ at a delay of 12ns. Using this value, the energy efficiency of the whole system for binary classification can be found to be ≈ 0.54pJ/MAC.
C. Regression and Classification
In order to verify the performance of the proposed neuromorphic ELM system in machine learning applications, we first show an example of regression (d = 1) where the system is trained on 5000 noisy samples (additive Gaussian noise with σ = 0.2) of a target sinc(x) function and its task is to approximate the underlying function through regression. The input data are passed through the chip and hidden layer activations are obtained. These are next used for training the output weights. This method takes care of the mismatch in the neuronal transfer curves (which is also log-normal due to subthreshold operation) by lumping it with the current mirror mismatch and training weights that take this into account. The measured results of this experiment are shown in Fig. 16 for L = 128 hidden neurons where the noisy samples are shown by green dots and the regressed function by a blue curve. The error of 0.021 we obtain in this experiment is comparable to the error of 0.01 obtained in software simulations of ELM [21] .
Next, we employ some real-world benchmark binary classification data sets from the UCI machine learning repository [19] . The reason for choosing these data sets are that they have different characteristics in terms of data dimension d and data set size in terms of number of samples: small size and low dimensions (Pi ma I ndi ans di abetes, Statlog Australi an credi t), large size and low dimensions (Star/Galax y − Bright), and large size and high dimensions ( Adult). The details of the data sets are shown in Table II . During measurements, the hidden layer matrix H is obtained by applying the training data to the chip one by one. The second layer weights are obtained offline using this H and then Table II and is compared with the software simulation results taken from [12] . Table II shows that the performance of our implemented hardware ELM is comparable with that of the software ELM with the differences possibly due to the larger number of sigmoidal neurons (as opposed to saturating linear neurons for this chip) used in [12] .
D. Dimensional Increase With Weight Reuse Technique
In order to evaluate the performance for the dimension extension technique, we first applied a very high-dimensional data set (leukemi a) with d = 7129. The sizes for the training and testing data are 38 and 34, respectively. During the measurement, we obtain a missclassification rate of 20.59% with L = 128 neurons, which is comparable with the error rate of 19.92% obtained using the software ELM reported in [12] . Next, we separately prove the concept of artificially increasing the number of hidden layer neurons. The measured errors in Table II are close to optimal and do not reduce much with further increase in L. Hence, we instead take L = 16 neurons and use weight reuse method to expand to L = 128. For the data set di abetes, the error for L = 16 is 27.1%. This reduces to an error of 22.4%, comparable to that in Table II , when L is increased to 128 by weight reuse. Note that since our chip did not have the circuits described in Section V to perform ON-chip dimension expansion, we shifted the input data before applying it to the chip. Also, the output data was shifted in the FPGA before accumulation.
E. Comparison
Our work is compared with other recently reported hardware machine learners in Table III . Our design is the most power efficient machine learner reported so far due to the lowpower analog multiplications. The energy efficiency of commercial digital processors are saturating at ≈ 100pJ/MAC [30] .
Even custom digital multipliers have energy efficiencies of 10-70 pJ/MAC [17] , [31] , [32] . This explains the higher energy requirement of [27] in Table III . Reference [25] uses analog floating-gate-based multipliers and can hence achieve low-power multiplication. However, our approach does not require high voltages for programming floating gates and is also much more compact due to the use of only one transistor without capacitors in the multiplier cell. Reference [28] also uses random mismatch (and a systematic offset) in a 65-nm CMOS to perform the calculations in the first stage of ELM. However, they have only a single-dimensional input and show only regression. Moreover, they do not report any energy or speed metrics. Finally, compared with [18] , which also uses the same core circuit of current mirrors to perform ELM computations for neural decoding, the current work is more energy efficient due to the faster operation (as explained in Section IV-C). In addition, the current work shows a method of expanding input dimension to a maximum of d = 16, 384, while [18] could only support a maximum of d = 128.
F. Robustness
It is important to consider how the performance of the chip varies in the face of variations of power supply voltage (VDD) and temperature. We use the normalization method suggested in [18] to increase the robustness of our chip with respect to common-mode variations in VDD and temperature. Following [18] , we define the j th normalized hidden layer value (h j,norm ) as:
To show the effectiveness of normalization, we first consider its effect on variations in VDD. Fig. 17(a) Fig. 17(b) ], the variation due to change in VDD is reduced a lot (maximum of 4.2%), while variation due to change in D in is still retained. This proves the effectiveness of the normalization method. We have further used the normalized and non-normalized values to perform the sinc function regression task described in Section VI-C. In this case, the weights are obtained for a nominal VDD of 1V while testing is performed at all three VDD values. The result is reported in Table IV . It can be seen that normalization enables the error to be low for all three values of VDD. Next, we studied the effect of temperature variations on the hidden layer outputs. We expect the temperature-dependent weights (e V T /U T ) to be the major contributor to variations in hidden layer outputs h j . To confirm this prediction, we made a MATLAB model and obtained the variation of h j when the temperature varied by T = ±20°C about a nominal value of T 0 = 300K. Then we benchmarked this variation with a SPICE simulation of the same circuit to confirm our earlier assumption-henceforth, we used the MATLAB model for simulations. Similar to the earlier case, we found that applying normalization reduced the maximum variation of hidden layer outputs from 9% to 1.6% over this temperature range. Next, we trained output weights for classification problems at the nominal temperature T 0 , while the temperature was again varied over the same range during testing. We plot the results for h j and h j,norm for two different data sets in Fig. 18(a) and (b) . It can be seen that the error increases rapidly when temperature varies on either side of T 0 while using h j . On the other hand, the error changes much more slowly when using h j,norm again confirming the benefit of normalization. Further, we have observed that retraining the weights can reduce the error close to the original value for both h j and h j,norm . Hence, to get good performance over a wider range of temperature, we can store different weights for different temperature ranges. One disadvantage with using the normalization is that now the second layer has to perform L divisions on top of the L × C multiplications. However, given the benefits provided, we believe that normalization is still a favorable choice. We do not have the normalization circuits included in this test chip but plan to include them in the next version.
VII. CONCLUSION
We have presented a low-power hardware neuromorphic IC in a 0.35-μm CMOS for machine learning applications using randomized neural networks such as random vector function link, reservoir computing methods, and ELM. Our hardware can also be used as a dimensional reduction mechanism prior to applying unsupervised algorithms like k-nearest neighbors for clustering if the nonlinear saturation in the neuron is not applied [33] , [34] . The particular algorithm we employed in this paper is ELM. The mismatch in silicon spiking neurons and synapses are used to perform the vector-matrix multiplication that forms the first stage of this classifier and is the most computationally intensive. Our results indicate that for a wide set of problems, σ V T in the range of 15-25 mV gives optimal results. A design space exploration is performed to show that minimum energy per operation at a specific VDD is obtained by operating for a short time at the highest spiking frequency achievable at that VDD. Linear neurons with a saturating nonlinearity are used due to ease of implementation. Operating from a 1 V power supply, this system can achieve an optimum energy efficiency of 0.47 pJ/MAC with a corresponding classification rate of 31.6 kHz, making it one of the most energy efficient machine learners reported. Though this hardware can only implement randomized neural networks, which might require a penalty of two to three times more number of hidden nodes compared with networks with full tunability [35] in many applications, the 10× to 20× lower energy required by random coefficient multiplications in our method overcomes this penalty for lowering overall system energy. We also show a normalization method that enables a more robust operation of the circuit over changes in power supply and temperature.
In the future, we will apply this chip to classify multiclass image data sets such as MNIST. We will also explore the possibility of using it for dimensional reduction prior to unsupervised clustering.
